- Joined
- Oct 9, 2007
- Messages
- 47,244 (7.54/day)
- Location
- Hyderabad, India
System Name | RBMK-1000 |
---|---|
Processor | AMD Ryzen 7 5700G |
Motherboard | ASUS ROG Strix B450-E Gaming |
Cooling | DeepCool Gammax L240 V2 |
Memory | 2x 8GB G.Skill Sniper X |
Video Card(s) | Palit GeForce RTX 2080 SUPER GameRock |
Storage | Western Digital Black NVMe 512GB |
Display(s) | BenQ 1440p 60 Hz 27-inch |
Case | Corsair Carbide 100R |
Audio Device(s) | ASUS SupremeFX S1220A |
Power Supply | Cooler Master MWE Gold 650W |
Mouse | ASUS ROG Strix Impact |
Keyboard | Gamdias Hermes E2 |
Software | Windows 11 Pro |
Here are the first set of specifications for AMD's next high-end GPU silicon, on which the company will no doubt carve out several SKUs from. Codenamed "Hawaii," and slated for unveiling on the 26th in, well, Hawaii, the 28 nm chip is what AMD will take NVIDIA's GK110 silicon head-on with. It is based on AMD's second-generation Graphics CoreNext micro-architecture.
With an estimated die-area of 430 mm² (18% bigger than "Tahiti,") the chip physically features 2,816 stream processors (SPs) spread across 44 clusters with 64 SPs each (a 37.5% increase over "Tahiti"). The chip features four independent raster engines, compared to two independent ones on "Tahiti." This could translate into double the geometry processing muscle as "Tahiti," with four independent tessellation units. The memory interface of the chip is expected to be 384-bit wide, based on the GDDR5 specification. Given the way TMUs are arranged on chips based on this architecture, one can deduce 176 TMUs on the chip. The ROP count could be 32 or 48. The chip will feature hardware support for DirectX 11.2, including the much hyped shared resources (mega-texture) feature.
View at TechPowerUp Main Site
With an estimated die-area of 430 mm² (18% bigger than "Tahiti,") the chip physically features 2,816 stream processors (SPs) spread across 44 clusters with 64 SPs each (a 37.5% increase over "Tahiti"). The chip features four independent raster engines, compared to two independent ones on "Tahiti." This could translate into double the geometry processing muscle as "Tahiti," with four independent tessellation units. The memory interface of the chip is expected to be 384-bit wide, based on the GDDR5 specification. Given the way TMUs are arranged on chips based on this architecture, one can deduce 176 TMUs on the chip. The ROP count could be 32 or 48. The chip will feature hardware support for DirectX 11.2, including the much hyped shared resources (mega-texture) feature.
View at TechPowerUp Main Site