- Joined
- Dec 25, 2020
- Messages
- 6,798 (4.73/day)
- Location
- São Paulo, Brazil
System Name | "Icy Resurrection" |
---|---|
Processor | 13th Gen Intel Core i9-13900KS Special Edition |
Motherboard | ASUS ROG MAXIMUS Z790 APEX ENCORE |
Cooling | Noctua NH-D15S upgraded with 2x NF-F12 iPPC-3000 fans and Honeywell PTM7950 TIM |
Memory | 32 GB G.SKILL Trident Z5 RGB F5-6800J3445G16GX2-TZ5RK @ 7600 MT/s 36-44-44-52-96 1.4V |
Video Card(s) | ASUS ROG Strix GeForce RTX™ 4080 16GB GDDR6X White OC Edition |
Storage | 500 GB WD Black SN750 SE NVMe SSD + 4 TB WD Red Plus WD40EFPX HDD |
Display(s) | 55-inch LG G3 OLED |
Case | Pichau Mancer CV500 White Edition |
Power Supply | EVGA 1300 G2 1.3kW 80+ Gold |
Mouse | Microsoft Classic Intellimouse |
Keyboard | Generic PS/2 |
Software | Windows 11 IoT Enterprise LTSC 24H2 |
Benchmark Scores | I pulled a Qiqi~ |
Correct me if I am wrong, but I thought L3 across 2 chiplets had to be duplicated for core cohesion, meaning you cannot simply add up L3?
No, they are independent and fully usable, though this is not without certain drawbacks. In Zen 2 and Zen 3, L3 cache slices are tied up to a core complex (CCX), and while data can be accessed between CCXs, doing so incurs an access latency penalty.
Zen 2 had two CCXs per CCD (die), and Zen 3 streamlined this to have one CCX per CCD, as it doubled the amount of cores and associated L3 per CCX. The magic of the 5800X3D is that it is a single CCD design, so it turns out to be a very straightforward setup that won't incur the inter-CCD and inter-CCX penalties because it only has one of each.
R9 3950X: 4 cores + 16 MB L3 * 2 * 2 (4C+16M/4C+16M + 4C/16M+4C/16M), you can see here this was not the most efficient topology, i.e. imagine data on CCX4/CCD2 trying to access something on CCX1/CCD1
R9 5950X: 8 cores + 32 MB L3 * 2 (8C+32M + 8C+32M), far more efficient as few tasks ever need more than 8 cores or 32 MB of cache, so it usually manages pretty well with much fewer issues
R7 5800X3D: 8 cores + 96 MB L3, should be self explanatory, the processor can fully utilize its resources with maximum efficiency
An eventual 5950X3D would behave very much like the 5950X, except that it each CCD/CCX would have the full benefits of the 96 MB L3 (just like the 5800X3D), enabling very large data sets.