- Joined
- Oct 9, 2007
- Messages
- 47,180 (7.56/day)
- Location
- Hyderabad, India
| System Name | RBMK-1000 |
|---|---|
| Processor | AMD Ryzen 7 5700G |
| Motherboard | ASUS ROG Strix B450-E Gaming |
| Cooling | DeepCool Gammax L240 V2 |
| Memory | 2x 8GB G.Skill Sniper X |
| Video Card(s) | Palit GeForce RTX 2080 SUPER GameRock |
| Storage | Western Digital Black NVMe 512GB |
| Display(s) | BenQ 1440p 60 Hz 27-inch |
| Case | Corsair Carbide 100R |
| Audio Device(s) | ASUS SupremeFX S1220A |
| Power Supply | Cooler Master MWE Gold 650W |
| Mouse | ASUS ROG Strix Impact |
| Keyboard | Gamdias Hermes E2 |
| Software | Windows 11 Pro |
he U.S. Defense Advanced Research Projects Agency (DARPA) has selected Intel for Phase 1 of the Space-Based Adaptive Communications Node (Space-BACN) program, which aims to create a low-cost, reconfigurable optical communications terminal that will translate information between diverse satellite constellations. A Space-BACN satellite terminal will enable communications between satellite constellations, enabling data to be sent anywhere around the planet at the speed of light.
DARPA is planning for a future where tens of thousands of satellites from multiple private sector organizations deliver broadband services from low earth orbit (LEO). The goal of Space-BACN is to create an "internet" of satellites, enabling seamless communication between military/government and commercial/civil satellite constellations. The program will facilitate collaboration among partners to ensure that the terminal being designed is reconfigurable to provide interoperability among the participating constellation providers.
There are three technical areas in the program.
DARPA selected Intel for Technical Area 2 (TA2) along with II-VI Aerospace and Defense and Arizona State University to design a reconfigurable optical modem that will support both current and new communication standards and protocols to enable interoperability among satellite constellations.
Technical Area 1 (TA1) focuses on the development of an optical aperture or "head," which is responsible for pointing acquisition and tracking, as well as the optical transmit and receive functions. DARPA has selected the following organizations for this technical area: CACI Inc., MBRYONICS and Mynaric.
TA1 will interface to TA2 using single-mode optical fiber. In Technical Area 3 (TA3), DARPA selected constellation providers - Space Exploration Technologies (SpaceX), Telesat, SpaceLink, Viasat and Kuiper Government Solutions (KGS) LLC (an Amazon subsidiary) - to identify critical command and control elements required to support cross-constellation optical intersatellite link communications and develop the schema necessary to interface between Space-BACN and commercial partner constellations.
Intel is developing its optical modem solution by bringing together experts from its field programmable gate array (FPGA) product group, packaging technologists from its Assembly Test Technology Development (ATTD) division and researchers from Intel Labs.
Based on its leading-edge low-power Intel Agilex FPGA, Intel will also design three new chiplets that will be integrated using Intel's embedded multi-die interconnect bridge (EMIB) and advanced interface bus (AIB) packaging technologies into a single multi-chip package (MCP) that includes:
At the completion of Phase 1, selected performers in the first two technical areas will participate in an 18-month Phase 2 to develop engineering design units of the optical terminal components, while performers in the third technical area will continue to evolve the schema to function in more challenging and dynamic scenarios.
View at TechPowerUp Main Site
DARPA is planning for a future where tens of thousands of satellites from multiple private sector organizations deliver broadband services from low earth orbit (LEO). The goal of Space-BACN is to create an "internet" of satellites, enabling seamless communication between military/government and commercial/civil satellite constellations. The program will facilitate collaboration among partners to ensure that the terminal being designed is reconfigurable to provide interoperability among the participating constellation providers.
There are three technical areas in the program.
DARPA selected Intel for Technical Area 2 (TA2) along with II-VI Aerospace and Defense and Arizona State University to design a reconfigurable optical modem that will support both current and new communication standards and protocols to enable interoperability among satellite constellations.
Technical Area 1 (TA1) focuses on the development of an optical aperture or "head," which is responsible for pointing acquisition and tracking, as well as the optical transmit and receive functions. DARPA has selected the following organizations for this technical area: CACI Inc., MBRYONICS and Mynaric.
TA1 will interface to TA2 using single-mode optical fiber. In Technical Area 3 (TA3), DARPA selected constellation providers - Space Exploration Technologies (SpaceX), Telesat, SpaceLink, Viasat and Kuiper Government Solutions (KGS) LLC (an Amazon subsidiary) - to identify critical command and control elements required to support cross-constellation optical intersatellite link communications and develop the schema necessary to interface between Space-BACN and commercial partner constellations.
Intel is developing its optical modem solution by bringing together experts from its field programmable gate array (FPGA) product group, packaging technologists from its Assembly Test Technology Development (ATTD) division and researchers from Intel Labs.
Based on its leading-edge low-power Intel Agilex FPGA, Intel will also design three new chiplets that will be integrated using Intel's embedded multi-die interconnect bridge (EMIB) and advanced interface bus (AIB) packaging technologies into a single multi-chip package (MCP) that includes:
- A DSP/FEC chiplet on Intel 3, the most advanced digital node, that enables low-power, high-speed digital signal processing.
- A data converter/TIA/driver chiplet on Intel 16, which provides the best-in-class FinFET RF signal processing for integration of high-speed data converters, TIAs and drivers.
- A PIC chiplet based on Tower Semiconductor photonic technologies that offers low-loss waveguides and options, such as V-groove, enabling automated high-volume fiber coupling integration and assembly.
At the completion of Phase 1, selected performers in the first two technical areas will participate in an 18-month Phase 2 to develop engineering design units of the optical terminal components, while performers in the third technical area will continue to evolve the schema to function in more challenging and dynamic scenarios.
View at TechPowerUp Main Site
