If is interesting to note from the second graphic that this particular Meteor Lake mobile CPU has 18 physical cores. How can that be? Intel has published a diagram of a Meteor Lake (ML) processor as part of the patent application for its L4 (Adamantine) cache. As this diagram (source: Intel plus annotations) shows the L4 cache will be located on the passive (silicon) interposer. The ML tiles or dies as they are called here will be positioned on top of the interposer.
View attachment 294087
This a 2P + 8E chip. Notice that that are two cores in the SOC, marked as SOC-Cores. These are likely to be the Low Power Efficient (LPE) cores that have been rumoured. So to get 18 cores there are 2 cores on the SOC. That leaves 16. The CPU in the diagram has a 64 EU graphics unit, but the 18 core unit has 192 EUs. This suggests a premium unit, so I think the remaining 16 cores would be configured as 8P + 8E.
The other feature to note is the VPU2.7 - this is Intel's AI Engine. It will face competition from Apple's Neural Engine and AMD's shortly to be introduced Dedicated AI Engine on the 7040 Phoenix processor.