- Joined
- Oct 9, 2007
- Messages
- 47,244 (7.54/day)
- Location
- Hyderabad, India
System Name | RBMK-1000 |
---|---|
Processor | AMD Ryzen 7 5700G |
Motherboard | ASUS ROG Strix B450-E Gaming |
Cooling | DeepCool Gammax L240 V2 |
Memory | 2x 8GB G.Skill Sniper X |
Video Card(s) | Palit GeForce RTX 2080 SUPER GameRock |
Storage | Western Digital Black NVMe 512GB |
Display(s) | BenQ 1440p 60 Hz 27-inch |
Case | Corsair Carbide 100R |
Audio Device(s) | ASUS SupremeFX S1220A |
Power Supply | Cooler Master MWE Gold 650W |
Mouse | ASUS ROG Strix Impact |
Keyboard | Gamdias Hermes E2 |
Software | Windows 11 Pro |
Join us for the PCI-SIG Developers Conference in Santa Clara, CA and see demos of the latest Rambus PCI Express (PCIe ) 6.0 IP solutions, including 64 Gigatransfers per second (GT/s) PCIe 6.0 PHY and Controller IP. With leading PPA, these 64 GT/s products achieve high performance, low power and area-efficient footprint for compute-intensive workloads including data center, AI/ML and HPC applications.
The Rambus PCIe 6.0 Interface Subsystem comprising PHY and Controller has been fully optimized to meet the needs of advanced heterogenous computing architectures. The PCIe Controller features an Integrity and Data Encryption (IDE) engine dedicated to protecting the PCIe links and the valuable data transferred over them. The PCIe 6.0 PHY features state-of-the-art SI/PI performance to provide best-in-class design margin for first-time-right implementations.
Visit Rambus at booth #8 to see a hardware demonstration of these leading-edge PCIe 6.0 Interface IP solutions. For additional information on Rambus PCIe 6.0 IP, please visit this page.
View at TechPowerUp Main Site
The Rambus PCIe 6.0 Interface Subsystem comprising PHY and Controller has been fully optimized to meet the needs of advanced heterogenous computing architectures. The PCIe Controller features an Integrity and Data Encryption (IDE) engine dedicated to protecting the PCIe links and the valuable data transferred over them. The PCIe 6.0 PHY features state-of-the-art SI/PI performance to provide best-in-class design margin for first-time-right implementations.
Visit Rambus at booth #8 to see a hardware demonstration of these leading-edge PCIe 6.0 Interface IP solutions. For additional information on Rambus PCIe 6.0 IP, please visit this page.
View at TechPowerUp Main Site