• Welcome to TechPowerUp Forums, Guest! Please check out our forum guidelines for info related to our community.

UCIe (Universal Chiplet Interconnect Express) Consortium Releases its 1.1 Specification

btarunr

Editor & Senior Moderator
Staff member
Joined
Oct 9, 2007
Messages
47,310 (7.52/day)
Location
Hyderabad, India
System Name RBMK-1000
Processor AMD Ryzen 7 5700G
Motherboard ASUS ROG Strix B450-E Gaming
Cooling DeepCool Gammax L240 V2
Memory 2x 8GB G.Skill Sniper X
Video Card(s) Palit GeForce RTX 2080 SUPER GameRock
Storage Western Digital Black NVMe 512GB
Display(s) BenQ 1440p 60 Hz 27-inch
Case Corsair Carbide 100R
Audio Device(s) ASUS SupremeFX S1220A
Power Supply Cooler Master MWE Gold 650W
Mouse ASUS ROG Strix Impact
Keyboard Gamdias Hermes E2
Software Windows 11 Pro
Today, the UCIe Consortium announced the public release of UCIe (Universal Chiplet Interconnect Express ) 1.1 Specification to deliver valuable improvements in the chiplet ecosystem, extending reliability mechanisms to more protocols and supporting broader usage models. Additional enhancements are included for automotive usages - such as predictive failure analysis and health monitoring - and enabling lower-cost packaging implementations. The specification also details architectural specification attributes to define system setups and registers that will be used in test plans and compliance testing to ensure device interoperability. The UCIe 1.1 Specification is fully backward compatible with the UCIe 1.0 Specification.

"UCIe Consortium is living up to its mission and establishing a vibrant chiplet ecosystem as the industry musters around UCIe technology," said Dr. Debendra Das Sharma, chairman, UCIe Consortium. "The UCIe 1.1 Specification was developed by leaders in the industry to advance the chiplet ecosystem and address significant demand for full stack streaming protocol enhancements. We're proud of the progress this release represents toward realizing our vision and our underlying efforts to establish a chiplet ecosystem by developing a robust compliance program."



Highlights of the UCIe 1.1 Specification:
  • Enhancement for automotive includes runtime health monitoring and repair for high reliability applications
  • New usages for streaming protocols with full UCIe stack, including simultaneous multiprotocol support with end-to-end link layer functionality
  • Cost optimization for advanced packaging resulting from new bump maps
  • Enhancements for compliance testing
The UCIe 1.1 Specification is available to the public by request here.

Based on significant market demand from the automotive industry for chiplets built around UCIe technology, the UCIe Consortium is pleased to announce the formation of a new Automotive Working Group. UCIe Consortium Contributor members alongside leadership have already launched this new working group, beginning the development of protocol enhancements for runtime health monitoring and repair.

Meet UCIe Experts at Flash Memory Summit (FMS)

The UCIe Consortium will present a UCIe tutorial session introducing the new features found in the UCIe 1.1 specification at FMS, on August 8, from 1:00 - 5:00 pm PT, in Room 207 at the Santa Clara Convention Center. FMS attendees are also invited to visit the UCIe kiosk within the Open Standards Pavilion on the exhibitor show floor from August 7-10. View the full FMS agenda for detailed information on exhibition schedule and UCIe presentations.

View at TechPowerUp Main Site
 
Joined
May 3, 2018
Messages
2,881 (1.19/day)
So is this a rival to CXL. These articles need to give us some context.

Am I confused or is there another chiplet connection protocol. Maybe I'm confusing CXL which is different.

Ok I did more research UCIe is built on PCIe and CXL. So I guess is this an open standards rivals to Nvlink? Although it doesn't preclude the use of other protocols like Nvlink I guess if Nvlink supported UCIe.
 
Last edited:
Top