It would be fun to see what a binned single IC in SR dual channel DDR5 kit would behave like. The world records are set with a single dimm and half of it disabled.