- Joined
- Oct 9, 2007
- Messages
- 47,166 (7.56/day)
- Location
- Hyderabad, India
| System Name | RBMK-1000 |
|---|---|
| Processor | AMD Ryzen 7 5700G |
| Motherboard | ASUS ROG Strix B450-E Gaming |
| Cooling | DeepCool Gammax L240 V2 |
| Memory | 2x 8GB G.Skill Sniper X |
| Video Card(s) | Palit GeForce RTX 2080 SUPER GameRock |
| Storage | Western Digital Black NVMe 512GB |
| Display(s) | BenQ 1440p 60 Hz 27-inch |
| Case | Corsair Carbide 100R |
| Audio Device(s) | ASUS SupremeFX S1220A |
| Power Supply | Cooler Master MWE Gold 650W |
| Mouse | ASUS ROG Strix Impact |
| Keyboard | Gamdias Hermes E2 |
| Software | Windows 11 Pro |
The "Zen" CPU micro-architecture seems to be turning AMD's fortunes as it reported its first black quarter in years. The 14 nm "Zeppelin" or "Summit Ridge" die is at the heart of this change. This 8-core CPU die is implemented on everything from performance mobile packages, to single-die mainstream-desktop socket AM4 under the Ryzen 3, Ryzen 5, and Ryzen 7-series, 2-die high-end desktop (HEDT) multi-chip modules under Ryzen Threadripper, and the 4-die enterprise multi-chip modules under the EPYC brand. The next logical step for AMD with its new "Zen" CPU IP was to fuse it with the "Vega" graphics architecture, and give its APU lineup a much needed overhaul. At the heart of this move is the new 14 nm "Raven Ridge" silicon.
While "Summit Ridge" is the combination of two "Zen" CCX (quad-core CPU complex) units making up an 8-core CPU die that lacks integrated graphics, the "Raven Ridge" silicon combines one "Zen" CCX with an integrated graphics core based on the "Vega" architecture. AMD's new Infinity Fabric interconnect ferries data between the CCX and the iGPU, and not an internal PCIe link. The CCX houses four "Zen" CPU cores with 64 KB of L1I cache, 32 KB of L1D cache, 512 KB of dedicated L2 cache, and 4 MB of L3 cache shared between the four cores.
The integrated graphics core is a different beast. It features similar (albeit scaled-down) front-end and back-ends from the "Vega 10" silicon, a similar video engine, and an SIMD area with 10 "Vega" next-gen compute units (NGCUs). This works out to a stream processor count of 640. Other key specifications include 40 TMUs, and 16 ROPs.
The video engine is now extremely capable, supporting hardware-accelerated decoding of CODECs such as VP9 10-bpc and HEVC 10-bpc at frame-rates of up to 240 for 1080p, and 60 for 4K UHD. It can also encode H.265 8-bpc at frame-rates of up to 120 at 1080p, and 30 at 4K UHD. You finally get to use the display connectors on your socket AM4 motherboards, as the iGPU supports DisplayPort 1.4 and HDMI 2.0b, with resolutions of up to 3840 x 2160 @ 60 Hz with HDR, 1440p @ 144 Hz, and 1080p @ 240 Hz.
The Infinity Fabric interconnect forms the backbone of this silicon, as it connects all key components with each other, including the "Zen" CCX, the "Vega" iGPU, the display engine, the multimedia engine, the integrated northbridge, as well as the integrated southbridge (since like "Summit Ridge," "Raven Ridge" is an SoC).
The integrated northbridge features a dual-channel DDR4 integrated memory controller supporting up to 64 GB of memory at clock speeds of up to DDR4-3200; and a PCI-Express gen 3.0 root complex with a 28-lane budget. This means that besides the x4 A-Link chipset bus, the M.2 PCIe slots on typical machines will be wired to the APU. The integrated southbridge puts out two SATA 6 Gbps ports, and four USB 3.0 ports.
AMD seems so have increased the amount of power-gating on its silicon. Disabled or idling components triggered by lower power-states, are now power-gated (their power-supply cut off), and not clock-gated (their clock cadence cut-off). The chip is peppered with multiple LDO (low-dropout regulator) regions for the CCX, iGPU, and uncore regions, with a common VDD package rail for both the off-chip (on motherboard) and on-chip voltage controllers.
Each component has a PG (power-gatable) region and an AON (always-on) region. The AON region is to make sure the component doesn't disappear from the address table while the system is running. The total max current requirements as a result of such as design change, have been reduced by as much as 36 percent.
The full AMD press deck with more technical info can be found at the end of this news post.
View at TechPowerUp Main Site
While "Summit Ridge" is the combination of two "Zen" CCX (quad-core CPU complex) units making up an 8-core CPU die that lacks integrated graphics, the "Raven Ridge" silicon combines one "Zen" CCX with an integrated graphics core based on the "Vega" architecture. AMD's new Infinity Fabric interconnect ferries data between the CCX and the iGPU, and not an internal PCIe link. The CCX houses four "Zen" CPU cores with 64 KB of L1I cache, 32 KB of L1D cache, 512 KB of dedicated L2 cache, and 4 MB of L3 cache shared between the four cores.
The integrated graphics core is a different beast. It features similar (albeit scaled-down) front-end and back-ends from the "Vega 10" silicon, a similar video engine, and an SIMD area with 10 "Vega" next-gen compute units (NGCUs). This works out to a stream processor count of 640. Other key specifications include 40 TMUs, and 16 ROPs.
The video engine is now extremely capable, supporting hardware-accelerated decoding of CODECs such as VP9 10-bpc and HEVC 10-bpc at frame-rates of up to 240 for 1080p, and 60 for 4K UHD. It can also encode H.265 8-bpc at frame-rates of up to 120 at 1080p, and 30 at 4K UHD. You finally get to use the display connectors on your socket AM4 motherboards, as the iGPU supports DisplayPort 1.4 and HDMI 2.0b, with resolutions of up to 3840 x 2160 @ 60 Hz with HDR, 1440p @ 144 Hz, and 1080p @ 240 Hz.
The Infinity Fabric interconnect forms the backbone of this silicon, as it connects all key components with each other, including the "Zen" CCX, the "Vega" iGPU, the display engine, the multimedia engine, the integrated northbridge, as well as the integrated southbridge (since like "Summit Ridge," "Raven Ridge" is an SoC).
The integrated northbridge features a dual-channel DDR4 integrated memory controller supporting up to 64 GB of memory at clock speeds of up to DDR4-3200; and a PCI-Express gen 3.0 root complex with a 28-lane budget. This means that besides the x4 A-Link chipset bus, the M.2 PCIe slots on typical machines will be wired to the APU. The integrated southbridge puts out two SATA 6 Gbps ports, and four USB 3.0 ports.
AMD seems so have increased the amount of power-gating on its silicon. Disabled or idling components triggered by lower power-states, are now power-gated (their power-supply cut off), and not clock-gated (their clock cadence cut-off). The chip is peppered with multiple LDO (low-dropout regulator) regions for the CCX, iGPU, and uncore regions, with a common VDD package rail for both the off-chip (on motherboard) and on-chip voltage controllers.
Each component has a PG (power-gatable) region and an AON (always-on) region. The AON region is to make sure the component doesn't disappear from the address table while the system is running. The total max current requirements as a result of such as design change, have been reduced by as much as 36 percent.
The full AMD press deck with more technical info can be found at the end of this news post.
View at TechPowerUp Main Site
Last edited by a moderator:
