Nice, IF it works as expected, and if it does, could we therefore look forward to having DDR-7@10k speeds in a few years for example ???
So if this is the case, why not just replace the IF with optical or another more advanced interlink method ??
IF is already well advanced, and most likely better than most interlink methods. IF can Handle any speed you throw at it, but it seems the actual ZEN design can't at the moment.
I am sure AMD is working out a way to allow ZEN to accept faster IF speeds, and hopefully we will see much faster IF interconnect speeds with ZEN3+
What Ryzen so far benefits from with fast memory is the increased IF link speed between CCXs which should be slower no matter what memory timings or speed gets to be.
Edit: reading up on IF speeds in current Zen, I assume AMD doubled the width of IF links from CCX to RAM, otherwise the divider would also limit RAM bandwidth.
This is the entire problem and reason for introducing the divider - IF cannot run at that high a clock. There is hope that AMD has improved IF in Zen2 but we will ahve to wait and see what approach they have taken with it.
Once again, IF is not the issue here from how I read into it, the issue is that the Current ZEN CCXs cannot handle faster IF speeds, if it would, AMD would have added a multiplier where it would run IF at 2x or 3x the IMC. IF isn't the problem here people, but again ZEN is a new design, and I am sure AMD is working it out so it can accept faster IF speeds,
Nevertheless, even with the latency hit due to CCX to CCX communication, ZEN runs amazing and is king of Multi-threading. Newer ZEN designs will only add to this achievement.
AMD has decided to add a new 1/2 divider mode for their on-chip bus. When enabled, it will run Infinity Fabric at half the DRAM actual clock (eg: 1250 MHz for DDR4-5000).
I am curious to see Benchmarks & Stability Tests done on manipulating this "New 1/2 Divider Mode" if possible to pump up the IF speed and see what happens.

