- Joined
- Feb 18, 2005
- Messages
- 5,637 (0.79/day)
- Location
- Ikenai borderline!
System Name | Firelance. |
---|---|
Processor | Threadripper 3960X |
Motherboard | ROG Strix TRX40-E Gaming |
Cooling | IceGem 360 + 6x Arctic Cooling P12 |
Memory | 8x 16GB Patriot Viper DDR4-3200 CL16 |
Video Card(s) | MSI GeForce RTX 4060 Ti Ventus 2X OC |
Storage | 2TB WD SN850X (boot), 4TB Crucial P3 (data) |
Display(s) | 3x AOC Q32E2N (32" 2560x1440 75Hz) |
Case | Enthoo Pro II Server Edition (Closed Panel) + 6 fans |
Power Supply | Fractal Design Ion+ 2 Platinum 760W |
Mouse | Logitech G602 |
Keyboard | Logitech G613 |
Software | Windows 10 Professional x64 |
Except then AMD has a duplicate memory controller on every CCX. And the socket needs to have a whole bunch of unused pins for the <= 8-core parts. And motherboards need to support either dual- or quad-channel memory configurations for the > 8-core parts. And AMD doesn't want to bring quad-channel to mainstream. And so many other reasons.It would be enough to make the CPUs this way in a single socket:
![]()
Far easier to build a half decent memory controller to begin with (well you'd think, but AMD has consistently managed to not do this).