Inside cIOD the infinity fabric writes/reads 32 Bytes / cycle (256bits/cycle) to the Unified Memory Controller which in turns writes/reads at most 128 bits / cycles in dual memory channel to the RAM.
If everything runs at 1:1:1, how is it possible to write/read 256 bits / cycle to RAM which is only 128 bits / cycle at most in dual memory channel ?
www.igorslab.de
If everything runs at 1:1:1, how is it possible to write/read 256 bits / cycle to RAM which is only 128 bits / cycle at most in dual memory channel ?
![www.igorslab.de](/forums/proxy.php?image=https%3A%2F%2Fwww.igorslab.de%2Fwp-content%2Fuploads%2F2022%2F09%2Fz4t_6400cl32manual_DR_timings_1.png&hash=fcb92163a6145214c03544a3beb33d36&return_error=1)
The big Ryzen 7000 Memory and OC Tuning Guide - Infinity Fabric, EXPO, Dual-Rank, Samsung and Hynix DDR5 in Practice test with Benchmarks and Recommendations | igor´sLAB
AMD’s new Ryzen 7000 desktop CPUs, based on the Zen4 micro-architecture, still use the same chiplet design as their predecessors, with a few small but not negligible changes. Igor already gave details…
![www.igorslab.de](/forums/proxy.php?image=https%3A%2F%2Fwww.igorslab.de%2Fwp-content%2Fuploads%2F2019%2F07%2Fcropped-favicon-60x60.png&hash=4c520f384b4b94a08ca6907989b1a7ff&return_error=1)