Intel Panther Lake Sample on Prominent Display at Embedded World 2025

[T0@st]

Intel representatives have placed a Panther Lake demonstration sample unit on an actual pedestal; as reported by PC Games Hardware (PCGH). German press outlets and other visitors were greeted by Team Blue's dedicated showcase plinth at this week's Embedded World 2025 expo/trade fair. The Nuremberg-based event is advertised as a "world-leading conference presenting state-of-the art technology and forward-looking research." Attendees and industry watchdogs reckon that the prominently displayed demo piece is an example of Intel's Panther Lake-H (PTL-H) mobile-oriented chip design. Last October, Pat Gelsinger (now ex-CEO) unveiled a physical PTL-H sample on-stage during his special guest appearance at Lenovo Tech World 2024. During a CES 2025 keynote presentation, Michelle Johnston Holthaus (Intel's interim co-boss) confirmed a 2025 launch window, while holding up another (or the same) Panther Lake chip.

Recent industry insider whispers have suggested that the Intel Foundry is encountering problems with their 18A node process; thus causing a shift in Panther Lake's release schedule. One prominent leaker claims that Team Blue's opening salvo of PTL-H products will roll out in 2026, but rumors were dismissed by an official source (last week). John Pitzer—Corporate Vice President of Investor Relations at Intel—insisted on multiple occasions, during a fireside chat, that his team's Core Ultra 300 series (aka Panther Lake-H) is on track for launch within the second half of 2025. Intel's Embedded World 2025 booth does not feature any technical rundowns relating to the showcased next-gen offering; their minimalist plinth is simply adorned with blue text spelling out: "Panther Lake." NDA-busting details have emerged online, courtesy of insider leaks—the top-most PTL-H SKU could appear with a 4P+8E+4LP+12Xe3 configuration.



View at TechPowerUp Main Site | Source

 

[ymdhis]

Congrats to Intel for getting their 18A node working well enough that they managed to manufacture one single sample chip (which may or may not be functional).

 

[Simon.J]

Congrats to Intel for getting their 18A node working well enough that they managed to manufacture one single sample chip (which may or may not be functional).

Why would a user go for product/SoC with incomplete ISA across its 3types of cores
“4P+8E+4LP” who needs this hustle?

 

[Squared]

AMD provided a performance demo of Zen a little over 6 months before release.

AMD Demos Breakthrough Performance of the ZEN CPU Core

At an event last night in San Francisco, AMD provided additional architectural details and a first look at the performance of its next-generation, high-performance "Zen" processor core. AMD demonstrated the "Zen" core achieving a 40% generational improvement in instructions per clock, delivering...

www.techpowerup.com

And of it playing a game at all 8 months before launch.

AMD shows Zen processors can play ‘Doom’ just fine

AMD's latest development with its Zen processor line is the testing phase, where it's been running the chips through a number of tests, including Doom.

www.digitaltrends.com

Similarly OEMs showed working Meteor Lake and later Lunar Lake computers months before those chips launched. Assuming a December launch date, Intel should share Panther Lake running by June.

It looks to me like it mixes the best of Lunar Lake in with 8 more cores on the ring bus. Also where Lunar Lake has 8 Xe2 cores and Arrow Lake uses Xe1 cores, this uses 12 Xe3 cores. It could be an extremely competitive mobile chip.

 

[Darmok N Jalad]

the top-most PTL-H SKU could appear with a 4P+8E+4LP+12Xe3 configuration.

I can hear the Windows Scheduler choking already. 4 whole P-cores? Meanwhile, AMD is shipping up to 16 of those in mobile, and even Qualcomm is already giving you 12. If that's the high-end, then lesser SKUs are gonna be rough. It might ship out on 18A, but it doesn't look like it's going to be all that impressive compared to the competition. Looks like one of the main objectives is to abandon the Tile approach and get back to monolithic.