- Joined
- Aug 19, 2011
- Messages
- 529 (0.11/day)
System Name | As Himself |
---|---|
Processor | 2700X |
Motherboard | Asrock 370X ThaiChi |
Cooling | Custom Liquid |
Memory | 4133MHz Team |
Video Card(s) | Radeon VII |
Storage | Samsung 512 SSD's |
Display(s) | Asus "24 144Hz |
Case | Tt P5 |
Audio Device(s) | Asus Essence One Muses/Sparkos |
Power Supply | EVGA 1200 |
Mouse | RAT ProX |
Keyboard | Drop CTRL |
Software | W10 steam futuremark |
physics....thats funny.
thats not what the physics say at all!!!
here...this is from XtreemSystems......there are some seriously smart mf'rs on this site....
Some people will read get 10-25C better temps by removing the IHS, then do so, and get disappointed when they see 15+C higher temps and realize they ruined their cpu.
Nobody gets 10-25C better temps by removing the IHS on a modern high power density 100W+ cpu, though a few claimed it without proof. I have removed the IHS on a few and my temps were worse as has another person that posted pics in previous thread with before/after temps. Old 40w cpus that just used paste, yes, those you could remove the ihs and get better temps, since replacing paste with paste and removing a layer.
2/3 or more of the gradient in modern cpus is from hot spot through the die substrate, that is via stanford article linked and pics in post here, also from drilling holes through ihs with calibrated thermocouples on ihs and in die. The copper laden die has thermal conductance of ~125W/MK, solder attach 80 w/mK but is only 20 microns thick, and copper is 400 w/mk, hence one would expect most of gradient is through the die. Also you can load 2 cores with coredamage/prime (set affinity in task bar to load just 2 cores of 4) and you will see 20C gradient from loaded core to idle core, which demonstrates high gradient through die substrate, like pic below in slide from ESL.
You could get ~10C better temps (assuming 150W tdp and 30C gradient from core to IHS temps) by removing IHS, If you then solder on a waterblock with 80w/mk solder assuming you could avoid voids like intel, and assuming the same bondline thickness of ~20 microns). Then the waterblock is the heatspreader + eliminate user tim. The IHS isnt just protection, but for spreading heat to a much larger area at 80W/mk through only 20 microns thickness then at 400w/mk via copper, ie relatively rapidly to a relatively large surface area....before the end user puts on relative crappy 3-4W/mk tim paste at thickness higher than 20 microns, then tries to cool it with water 0.6w/mk or air, even worse.
But removing 80w/mk solder and replacing with 3-4 w/mK paste at a stage when heat is still confined to relatively small surface area, is a disaster that will result in 10-15C+ higher temps at stock alone.
These results DO NOT point at - IHS=lower temps
they point out a bad decision coupled by poor implementation on Intel's part
thats not what the physics say at all!!!
here...this is from XtreemSystems......there are some seriously smart mf'rs on this site....
Some people will read get 10-25C better temps by removing the IHS, then do so, and get disappointed when they see 15+C higher temps and realize they ruined their cpu.
Nobody gets 10-25C better temps by removing the IHS on a modern high power density 100W+ cpu, though a few claimed it without proof. I have removed the IHS on a few and my temps were worse as has another person that posted pics in previous thread with before/after temps. Old 40w cpus that just used paste, yes, those you could remove the ihs and get better temps, since replacing paste with paste and removing a layer.
2/3 or more of the gradient in modern cpus is from hot spot through the die substrate, that is via stanford article linked and pics in post here, also from drilling holes through ihs with calibrated thermocouples on ihs and in die. The copper laden die has thermal conductance of ~125W/MK, solder attach 80 w/mK but is only 20 microns thick, and copper is 400 w/mk, hence one would expect most of gradient is through the die. Also you can load 2 cores with coredamage/prime (set affinity in task bar to load just 2 cores of 4) and you will see 20C gradient from loaded core to idle core, which demonstrates high gradient through die substrate, like pic below in slide from ESL.
You could get ~10C better temps (assuming 150W tdp and 30C gradient from core to IHS temps) by removing IHS, If you then solder on a waterblock with 80w/mk solder assuming you could avoid voids like intel, and assuming the same bondline thickness of ~20 microns). Then the waterblock is the heatspreader + eliminate user tim. The IHS isnt just protection, but for spreading heat to a much larger area at 80W/mk through only 20 microns thickness then at 400w/mk via copper, ie relatively rapidly to a relatively large surface area....before the end user puts on relative crappy 3-4W/mk tim paste at thickness higher than 20 microns, then tries to cool it with water 0.6w/mk or air, even worse.
But removing 80w/mk solder and replacing with 3-4 w/mK paste at a stage when heat is still confined to relatively small surface area, is a disaster that will result in 10-15C+ higher temps at stock alone.
These results DO NOT point at - IHS=lower temps
they point out a bad decision coupled by poor implementation on Intel's part
Last edited: