- Joined
- May 2, 2017
- Messages
- 7,762 (2.88/day)
- Location
- Back in Norway
System Name | Hotbox |
---|---|
Processor | AMD Ryzen 7 5800X, 110/95/110, PBO +150Mhz, CO -7,-7,-20(x6), |
Motherboard | ASRock Phantom Gaming B550 ITX/ax |
Cooling | LOBO + Laing DDC 1T Plus PWM + Corsair XR5 280mm + 2x Arctic P14 |
Memory | 32GB G.Skill FlareX 3200c14 @3800c15 |
Video Card(s) | PowerColor Radeon 6900XT Liquid Devil Ultimate, UC@2250MHz max @~200W |
Storage | 2TB Adata SX8200 Pro |
Display(s) | Dell U2711 main, AOC 24P2C secondary |
Case | SSUPD Meshlicious |
Audio Device(s) | Optoma Nuforce μDAC 3 |
Power Supply | Corsair SF750 Platinum |
Mouse | Logitech G603 |
Keyboard | Keychron K3/Cooler Master MasterKeys Pro M w/DSA profile caps |
Software | Windows 10 Pro |
What, you think that 3-4CU iGPU is going to consume a noticeable amount of power? Yeah, no, sorry. Considering AMD's iGPUs run fine with 3-4x the CUs in 15W U-series APUs, I really don't think that cut-down variant will make even a dent in the power consumption of their desktop chips.Which gets wasted with an IGP, try again
I'm guesstimating the bigger cache variants would likely ditch the IGP with massive (L3?) caches near the cores or on the IoD, maybe even an L4 cache.
It's quite likely that Zen4c has less L3 cache, yes - that's one of the easiest ways of cutting down on area. But it's also likely tweaked in other ways - just like Zen2 was significantly smaller than Zen3 on the same process, Zen4 is another die size increase, so Zen4c might be closer to Zen2/3 in various areas to keep it slim. It's meant for applications where the sheer number of threads matters far more than their absolute peak performance after all, so some concessions are expected.
We'll see. If that's 15% IPC, that's okay, if that's 15% including the clock speed increase it's a let-down for sure. Acceptable overall performance boost, barely, but only through pushing clocks ridiculously high, which kills efficiency."the company claiming a 15% single-threaded uplift over "Zen 3"" - 15% is really not much to write home about for a generational change, especially considering there's the transition to faster memory too. Is Zen running out of steam finally?
Yep. Guess they're matching Intel there though; they've been advertising the same for at least the past generation."AI compute acceleration" is vague enough to mean precisely nothing - why would consumers care?
It's not the same as ADL - ADL has 5.0 x16 PEG and 5.0 for the chipset (IIRC), but no 5.0 m.2. Not that 4 lanes less matters much, but ADL prioritizing 5.0 for GPUs rather than storage never made sense in the first place - it's doubtful any GPU in the next half decade will be meaningfully limited by PCIe 4.0 x16."up to 24 PCI-Express 5.0 lanes from the processor" - that's not nearly as many as I was hoping, it's the same number as ADL (I'm including the latter's chipset DMI link here). Granted, 8 PCIe 5.0 lanes are superior to 8 4.0 lanes, but if AMD has to spend 4 lanes on the chipset(s) then you're back to parity with ADL. Which means it should be easy for RKL to match or even exceed this count.
... is that any more likely than them buying a shitty $20 AM5 tower cooler? There are plenty of great AM4 coolers out there after all. Retaining compatibility reduces waste in a meaningful and impactful way. You don't fix people being stupid by forcing obsolescence onto fully functional parts."the AM5 Socket retains cooler compatibility with AM4" - I wonder how many idiots are going to reuse their shitty $20 tower coolers on Zen 4 CPUs, then complain the CPUs are slow because they throttle.
X670E is literally marketed as "PCIe 5.0 everywhere", providing 24 more lanes of 5.0 (and, presumably, another 4 of which go to the CPU interconnect, leaving a total of 40). X670 most likely retains the 5.0 chipset uplink even if it runs its PCIe at 4.0 speeds. The main limitation to this is still the cost of physically implementing this amount of high speed IO on the motherboard, as that takes a lot of layers and possibly higher quality PCB materials."up to 14 USB 20 Gbps ports" - lovely marketing weasel-words, you still need an entire lane of PCIe 5.0 or 2 lanes of 4.0 to reach 20Gbps. Unless the chipset(s) themselves are 5.0-capable, which I strongly doubt due to cost implications, they will need to have a shitton of 4.0 lanes to be able to provide that level of USB connectivity. I'm expecting the same thing that we saw on X370, namely one or two USB-C ports at the highest speed and the rest still being ye olde 3.1 gen 1 type-A.
Several announced motherboards mention it explicitly, so no need to worry on that front. The only unknown is whether it's integrated into the CPU/chipset or not. Support is there.No explicit mention of USB4 anywhere, which is ominous. I can't imagine AMD would be stupid enough to launch a platform that lacks USB4, but also... AMD.
This is mostly true, and I agree that PCIe 5.0 SSDs are pretty dumb, but that's how competition works in tech - if your competitor has a feature, you need another feature on top of that again."AMD is betting big on next-generation M.2 NVMe SSDs with PCI-Express Gen 5" - nobody cares, PCIe 4.0 SSDs are stupidly fast already, no ordinary consumer wants or needs 5.0 SSDs, what they want and need are cheaper and more efficient SSDs.
On this I'd have to disagree with you. DS has a lot of potential - current software just can't make use of our blazing fast storage, and DS goes a long way towards fixing that issue. It just needs a) to be fully implemented, with GPU decompression support, and b) be adopted by developers. The latter is pretty much a given for big name titles given that it's an Xbox platform feature though."The new AMD Smart Access Storage technology builds on Microsoft DirectStorage" - something else nobody cares about.
Depends how that increase is reached, and whether the same thing is maintainable in MT. If it's only from pushing clocks and that means increasing power, it might not. If it's from improved efficiency and IPC, most likely yes. But there's tons of gray area and nuance.15% ST increase should yield a higher overal MT performance, right?