- Joined
- Oct 27, 2020
- Messages
- 791 (0.53/day)
I know ROPs are inside the GPC and decoupled from memory controller, that's basic stuff!The amount of RAM or rather the amount of 32-Bit memorycontrollers isn't coupled to the amount of active GPCs and ROPs anymore since Ampere, if I remember correctly. Further more, there is a lot of freedom of how many SM in a GPC can be deactivated without losing the whole GPC and the ROPs. RTX 3070 laptop has the same 96 ROPs of 6 GPCs, even though it has only 40 SM active, which would fit perfectly in 5 fully activated GPCs which 8 SM each, while RTX 3080Ti Laptop based on GA103 still has 96 ROPs in the same 6 GPCs, just with 58SM in either 10 (like GA106) or 12 SM (like GA102) per GPC.
However, on Ada, Nvidia seems to have foregone the concept of many different configurations of how many SM each GPC contains. Either way, the amount of VRAM and the width of the MC gives as no clue as to how many GPCs are active.
What I'm saying is if Nvidia keeps the bandwidth nearly the same as RTX 4080 12GB the logic thing is to keep all 5GPC active, that's my speculation.