Report an Error

IRDM CX400 Gen.2 1 TB (Toshiba BiCS3)

1 TB
Capacity
Phison S11
Controller
TLC
Flash
SATA 6 Gbps
Interface
2.5"
Form Factor

Multiple hardware versions found.

Performance could vary due to unannounced flash/controller changes.

PCB Front
Club-Dns
PCB Front
PCB Back
Club-Dns
PCB Back
SSD Controller
Controller
NAND Die
NAND Die
The IRDM CX400 Gen.2 was a solid-state drive in the 2.5" form factor, that is no longer in production. It is only available in the 1 TB capacity listed on this page. With the rest of the system, the IRDM CX400 Gen.2 interfaces using a SATA 6 Gbps connection. The SSD controller is the PS3111-S11-13 from Phison, a DRAM cache is not available. IRDM has installed 64-layer TLC NAND flash on the CX400 Gen.2, the flash chips are made by Toshiba. Please note that this SSD is sold in multiple variants with different NAND flash or controller, which could affect performance, the "Notes" section at the end of this page has more info. To improve write speeds, a pseudo-SLC cache is used, so bursts of incoming writes are absorbed more quickly. The cache is sized at 30 GB, once it is full, writes complete at 142 MB/s. The CX400 Gen.2 is rated for sequential read speeds of up to 550 MB/s and 500 MB/s write; random IO reaches 75K IOPS for read and 76K for writes.
The SSD's price at launch is unknown. The warranty length is set to three years, which is above average, but shorter than the five years offered by many other vendors. IRDM guarantees an endurance rating of 720 TBW, a good value.

Solid-State-Drive

Capacity: 1 TB (1024 GB)
Hardware Versions:
Overprovisioning: 70.3 GB / 7.4 %
Production: End-of-life
Released: Unknown
Part Number: SSDPR-CX400-01T-G2
Market: Consumer

Physical

Form Factor: 2.5"
Interface: SATA 6 Gbps
Protocol: AHCI
Power Draw: Unknown

Controller

Manufacturer: Phison
Name: PS3111-S11-13
Architecture: ARM 32-bit
Core Count: Single-Core
Frequency: 200 MHz
Foundry: UMC
Process: 40 nm
Flash Channels: 2
Chip Enables: 8

NAND Flash

Manufacturer: Toshiba
Name: BiCS3
Part Number: TCCIG63AWN
Type: TLC
Technology: 64-layer
Speed: 533 MT/s
Capacity: 1 chip @ 8 Tbit
Toggle: 2.0
Topology: Charge Trap
Process: 19 nm
Die Size: 132 mm²
(3.9 Gbit/mm²)
Dies per Chip: 16 dies @ 512 Gbit
Planes per Die: 2
Decks per Die: 2
Read Time (tR): 80 µs
Program Time (tProg): 695 µs
Die Read Speed: 400 MB/s
Die Write Speed: 46 MB/s
Endurance:
(up to)
3000 P/E Cycles
(30000 in SLC Mode)
Page Size: 16 KB
Block Size: 768 Pages
Plane Size: 2732 Blocks

DRAM Cache

Type: None

Performance

Sequential Read: 550 MB/s
Sequential Write: 500 MB/s
Random Read: 75,500 IOPS
Random Write: 76,800 IOPS
Endurance: 720 TBW
Warranty: 3 Years
MTBF: 2.0 Million Hours
Drive Writes Per Day (DWPD): 0.6
SLC Write Cache: approx. 30 GB
Speed when Cache Exhausted: approx. 142 MB/s

Features

TRIM: Yes
SMART: Yes
Power Loss Protection: No
Encryption:
  • Unknown
RGB Lighting: No
PS5 Compatible: No

Reviews

Notes

Controller:

In order to improve performance, Phison implemented a way that the controller utilizes it's internal 32 MiB of SRAM as some kind of "Pit-stop" that is allocated for incoming Write request in order to improve performance since it's a very quick to access and fast RAM. This implementation was called Smart Cache Flush.
This SmartCacheFlush technology allows incoming data to only have a “pit stop” in the cache and then move to the NAND flash at once. If the flash is jammed due to particular file sizes (such as random 4KB data), the cache will be treated as an “organizer”, consolidating incoming data into groups before written into the flash to improve write amplification.

NAND Die:

Read latency:
tR: 64µs (SBL)
tR: 80µs (ABL)
tPROG withoug Overhead: ~ 695µs (Avg) (~ 46 MB/s per die)
tPROG w/ ~25% Overhead: ~ 927µs (Avg) (~ 34.5 MB/s per die)

Jun 3rd, 2024 07:17 EDT change timezone

New Forum Posts

Popular Reviews

Controversial News Posts