Capacity: | 500 GB |
---|---|
Variants: | 500 GB 1 TB 2 TB |
Overprovisioning: | 46.3 GB / 10.0 % |
Production: | Active |
Released: | Jul 2021 |
Part Number: | LRC20Z500GG8 |
Market: | Consumer |
Form Factor: | M.2 2280 (Single-Sided) |
---|---|
Interface: | PCIe 3.0 x4 |
Protocol: | NVMe 1.3 |
Power Draw: |
Unknown (Idle) Unknown (Avg) 5.3 W (Max) |
Manufacturer: | Phison |
---|---|
Name: | PS5012-E12S-32 |
Architecture: | ARM 32-bit Cortex-R5 |
Core Count: | Quad-Core |
Frequency: | 667 MHz |
Foundry: | TSMC |
Process: | 12 nm |
Flash Channels: | 8 @ 667 MT/s |
Chip Enables: | 4 |
Controller Features: | DRAM |
Manufacturer: | Kioxia |
---|---|
Name: | BiCS5 |
Type: | TLC |
Technology: | 112-layer |
Speed: | 1200 MT/s |
Capacity: | 4 chips @ 1 Tbit |
Toggle: | 4.0 |
Topology: | Charge Trap |
Dies per Chip: | 2 dies @ 512 Gbit |
Planes per Die: | 2 |
Word Lines: |
128 per NAND String
87.5% Vertical Efficiency |
Read Time (tR): | 56 µs |
Program Time (tProg): | 484 µs |
Die Read Speed: | 571 MB/s |
Die Write Speed: | 66 MB/s |
Endurance: (up to) |
3000 P/E Cycles
(100000 in SLC Mode) |
Page Size: | 16 KB |
Block Size: | 1344 Pages |
Plane Size: | 448 Blocks |
Type and Size: | Unknown |
---|
Sequential Read: | 2,100 MB/s |
---|---|
Sequential Write: | 1,700 MB/s |
Random Read: | 360,000 IOPS |
Random Write: | 400,000 IOPS |
Endurance: | 200 TBW |
Warranty: | 5 Years |
MTBF: | 1.5 Million Hours |
Drive Writes Per Day (DWPD): | 0.2 |
SLC Write Cache: | Yes |
TRIM: | Yes |
---|---|
SMART: | Yes |
Power Loss Protection: | No |
Encryption: |
|
RGB Lighting: | No |
PS5 Compatible: | No |
Controller:2 main cores using Cortex-R5 clocked at 667 MHz with CoXProcessor technology (one additional dual-core) Cortex-R5 clocked at a lower clock for better efficience. The difference between this revision and the E12 revision is that this has a nichel IHS to improve the temperature, a smaller size, smaller node (12nm TSMC FinFET) and this works with less DRAM capacity. NAND Die:Although this Die is a 4-plane design, most Kioxia BiCS5 NAND Dies used in most SSDs are dual planes design because of Yield and production cost. |