Capacity: | 1 TB (1000 GB) |
---|---|
Variants: | 250 GB 500 GB 1 TB 2 TB |
Overprovisioning: | 92.7 GB / 10.0 % |
Production: | Active |
Released: | Apr 21st, 2020 |
Price at Launch: | 150 USD |
Part Number: | CT1000P5SSD8 |
Market: | Consumer |
Form Factor: | M.2 2280 (Single-Sided) |
---|---|
Interface: | PCIe 3.0 x4 |
Protocol: | NVMe 1.3 |
Power Draw: |
0.10 W (Idle) 4.0 W (Avg) 5.8 W (Max) |
Manufacturer: | Micron |
---|---|
Name: | DM01B2 |
Architecture: | ARM 32-bit Cortex R5 + M3 |
Core Count: | 6-Core |
Frequency: | 700 MHz |
Foundry: | Micron |
Flash Channels: | 8 @ 1,200 MT/s |
Chip Enables: | 4 |
Controller Features: | DRAM (enabled) |
Manufacturer: | Micron |
---|---|
Name: | B27A FortisFlash |
Part Number: | NW969 |
Rebranded: | MT29F4T08EQLCEG8-R:C |
Type: | TLC |
Technology: | 96-layer |
Speed: | 50 MT/s .. 800 MT/s |
Capacity: | 2 chips @ 4 Tbit |
ONFI: | 4.0 |
Topology: | Floating Gate |
Die Size: | 82 mm² (6.2 Gbit/mm²) |
Dies per Chip: | 8 dies @ 512 Gbit |
Planes per Die: | 4 |
Decks per Die: | 2 |
Word Lines: |
106 per NAND String
90.6% Vertical Efficiency |
Read Time (tR): | 88 µs |
Program Time (tProg): | 800 µs |
Block Erase Time (tBERS): | 15 ms |
Die Read Speed: | 727 MB/s |
Die Write Speed: | 80 MB/s |
Endurance: (up to) |
2000 P/E Cycles
(40000 in SLC Mode) |
Page Size: | 16 KB |
Block Size: | 5184 Pages |
Plane Size: | 236 Blocks |
Type: | LPDDR4-2133 |
---|---|
Name: | MT53D512M16D1DS-046 IT:D (FBGA: D9ZCM) |
Capacity: |
1024 MB
(1x 1024 MB) |
Organization: | 8Gx16 |
Host-Memory-Buffer (HMB): | N/A |
Sequential Read: | 3,400 MB/s |
---|---|
Sequential Write: | 3,000 MB/s |
Random Read: | 390,000 IOPS |
Random Write: | 500,000 IOPS |
Endurance: | 600 TBW |
Warranty: | 5 Years |
MTBF: | 1.8 Million Hours |
Drive Writes Per Day (DWPD): | 0.3 |
SLC Write Cache: |
approx. 160 GB
(dynamic only) |
Speed when Cache Exhausted: | approx. 1100 MB/s |
TRIM: | Yes |
---|---|
SMART: | Yes |
Power Loss Protection: | No |
Encryption: |
|
RGB Lighting: | No |
PS5 Compatible: | No |
Drive:Crucial's P5 pSLC Cache it's not just Dynamic, it's adaptive, that means it works a bit different than most regular pSLC Cache implementations. Controller:This controller uses 2 main cores using Cortex R5 clocked between 500 MHz - 700 MHz for NAND Management. |