Tuesday, September 8th 2009
![AMD](https://tpucdn.com/images/news/amd-v1723816949774.png)
AMD Magny Cours CPU-Z Validation
Here's the first CPU-Z validation of AMD's 12-core Magny Cours processor. Whatever details the existing version of CPU-Z does read, perfectly matches the specifications of the processor sketched out so far. Firstly, it's based on AMD's upcoming socket G3 package that marks Opteron's transition to high-level integration within a single package. With 1,974 pins, socket G3 is able to provide as many as six 16-bit HyperTransport 3.1 links, and four DDR3 memory channels. The package is one of AMD's first multi-chip modules, that houses two six-core dies (dubbed "nodes"), onto one package, and connects the two using a HyperTransport link.
Each node has 6 x 512 KB of L2 cache and 6 MB L3 cache shared between the six cores. Out of 6 MB, 1 MB of the cache is reserved for low-level system operations, namely the HT Assist (probe filter) that aims to lower memory subsystem latencies, reduces queuing delays due to lower HyperTransport traffic overhead, and minimizes probe traffic to increase system bandwidth. The CPU-Z reading of 10 MB total chip L3 cache is spot-on. Also seen on the validation page are details on the reference motherboard, called "AMD Dinar", that uses SR5690 (same chip as 890FX) + SB750 chipset. The CPU-Z validation can be found here.
Each node has 6 x 512 KB of L2 cache and 6 MB L3 cache shared between the six cores. Out of 6 MB, 1 MB of the cache is reserved for low-level system operations, namely the HT Assist (probe filter) that aims to lower memory subsystem latencies, reduces queuing delays due to lower HyperTransport traffic overhead, and minimizes probe traffic to increase system bandwidth. The CPU-Z reading of 10 MB total chip L3 cache is spot-on. Also seen on the validation page are details on the reference motherboard, called "AMD Dinar", that uses SR5690 (same chip as 890FX) + SB750 chipset. The CPU-Z validation can be found here.
48 Comments on AMD Magny Cours CPU-Z Validation
If u not know, what is it, it is too Magny Course ES in benchmark...
intel is finished.
just my two cents.
As for the benchmarks, AMD's ES chips always do well while their production parts consistently fail to live up to the same level, and I doubt it'll be much different here. Besides, wPrime is one benchmark.
Im betting this will be 4x the price of a nehalem anyway
Any ideas whether these can be used in multi socket ?
and I don't believe that screen shot at all.
intel is finished.
just my two cents.
www.tweaktown.com/news/13115/another_cpuz_of_magny_cours/index.html
Funny..
I do not hear anyone here talking about IBM's upcoming POWER7 CPU.
forums.techpowerup.com/showthread.php?t=103335
The new i5 seems to destroy the WHOLE line of current AMD chips. Whoops.
At the business, corporate, or crazy enthusiast level Magny-Cours will mean big things for AMD. With up to 12 cores per chip, AMD will have a unique 1P offering, along with very strong 2P, 4P, and 8P offerings.
That is, if they can bring the performance :)
On Intel's side, they've already shown Nahelem-EX in 2P, 4P, and 8P. It's only 8-cores per chip, but with HT. And after my month-long experience with a couple E5520 servers, I'd say that HT has come a long way from it's first incarnation.
So no, Intel nor AMD are closing up shop anytime soon. In fact, I'd say that it's way too eerie that they match up so well.