Wednesday, August 24th 2022
Intel Claims "Ponte Vecchio" Will Trade Blows with NVIDIA Hopper in Most Compute Workloads
With AMD and NVIDIA launching its next-generation HPC compute architectures, "Hopper" and CDNA2, it began seeming like Intel's ambitious "Ponte Vecchio" accelerator based on the Xe-HP architecture, has missed the time-to-market bus. Intel doesn't think so, and in its Hot Chips 34 presentation, disclosed some of the first detailed performance claims that—at least on paper—put the "Hopper" H100 accelerator's published compute performance numbers to shame. We already had some idea of how Ponte Vecchio would perform this spring, at Intel's ISC'22 presentation, but the company hadn't finalized the product's power and thermal characteristics, which are determined by its clock-speed and boosting behavior. Team blue claims to have gotten over the final development hurdles, and is ready with some big numbers.
Intel claims that in classic FP32 (single-precision) and FP64 (double-precision) floating-point tests, its silicon is highly competitive with the H100 "Hopper," with the company claiming 52 TFLOP/s FP32 for the "Ponte Vecchio," compared to 60 TFLOP/s for the H100; and a significantly higher 52 TFLOP/s FP64 for the "Ponte Vecchio," compared to 30 TFLOP/s for the H100. This has to do with the SIMD units of the Xe-HP architecture all being natively capable of double-precision floating-point operations; whereas NVIDIA's architecture typically relies on FP64-specialized streaming multiprocessors.Where Intel claims dominance over NVIDIA is with the XMX-accelerated XMX-Float, an architecture-specific workload, where it scores 419 TFLOP/s. This test doesn't work on "Hopper," as it lacks specialized hardware. XMX-accelerated half-precision tests such as Bfloat16 (BF16) and FP16 performance is sub-par, with Intel claiming 839 TFLOP/s, compared to 2 PFLOP/s of the NVDIA chip. With 8-bit operations, such as INT8, even with XMX acceleration, "Ponte Vecchio" scores 1.678 PFLOP/s compared to 4 PFLOP/s of the NVIDIA chip.
Whether Intel has "missed the bus" for this generation in the HPC accelerator market will now boil down to pricing and availability. If Intel can manage good volumes, is able to leverage its oneAPI developer ecosystem, is able to score design wins with major HPC projects and cloud-compute providors; and most importantly, is able to beat "Hopper" in price-performance and energy-efficient, then Intel could remain relevant in this generation, and continue investments into the next.
Source:
HardwareLuxx.de
Intel claims that in classic FP32 (single-precision) and FP64 (double-precision) floating-point tests, its silicon is highly competitive with the H100 "Hopper," with the company claiming 52 TFLOP/s FP32 for the "Ponte Vecchio," compared to 60 TFLOP/s for the H100; and a significantly higher 52 TFLOP/s FP64 for the "Ponte Vecchio," compared to 30 TFLOP/s for the H100. This has to do with the SIMD units of the Xe-HP architecture all being natively capable of double-precision floating-point operations; whereas NVIDIA's architecture typically relies on FP64-specialized streaming multiprocessors.Where Intel claims dominance over NVIDIA is with the XMX-accelerated XMX-Float, an architecture-specific workload, where it scores 419 TFLOP/s. This test doesn't work on "Hopper," as it lacks specialized hardware. XMX-accelerated half-precision tests such as Bfloat16 (BF16) and FP16 performance is sub-par, with Intel claiming 839 TFLOP/s, compared to 2 PFLOP/s of the NVDIA chip. With 8-bit operations, such as INT8, even with XMX acceleration, "Ponte Vecchio" scores 1.678 PFLOP/s compared to 4 PFLOP/s of the NVIDIA chip.
Whether Intel has "missed the bus" for this generation in the HPC accelerator market will now boil down to pricing and availability. If Intel can manage good volumes, is able to leverage its oneAPI developer ecosystem, is able to score design wins with major HPC projects and cloud-compute providors; and most importantly, is able to beat "Hopper" in price-performance and energy-efficient, then Intel could remain relevant in this generation, and continue investments into the next.
7 Comments on Intel Claims "Ponte Vecchio" Will Trade Blows with NVIDIA Hopper in Most Compute Workloads
edit: oh and TPU, the FP32 and FP64 numbers are flipped in the table for Hopper but correct in the text.
But Intel out of the blue decides: Hey! Lets make a 47 chiplet GPU on 3 different nodes and fabs. No wonder it still has not launched and is facing delays.
The most important part of the NVIDIA CUDA ecosystem is their software support. Ask AMD how it's going with trying to break into the GPGPU market - if you follow ROCm developments you know ;)
While Intel has released a CUDA translation layer for oneAPI it's going to be a bumpy road with NVIDIA having the advantage.
WhetherIntel has "missed the bus" for this generation in the HPC accelerator marketwill now boil down to pricing and availability.I'd say releasing your hardware over a year late puts you pretty firmly in "missing the bus" territory, Intel. Put up or shut up.